Form PTO-1449 (Modified)						Al Oocket No. 1662-36900 (P00-3156)			Serial No. Not Yet Assigned	
INFORMATI (Use several shee		Applicants Shubhendu S. MUKHERJEE et al.								
						Filing Date Concurrently Herewith		Group Unknown		
REFERENCE D	ESIGNATION	U.S. PATENT DO	OCUMENTS							
EXAMINER INITIAL		DOCUMENT NUMBER	DATE	NAME	CL	ASS	SUB- CLASS	FILING D APPROPE		
	-					•				
		<u> </u>							700 700	
									OC.S.	
		<u> </u>							6	
									50	
FOREIGN PAT	ENT DOCUM	ENTS	 				1	<u> </u>		
		DOCUMENT NUMBER	DATE	COUNTRY	CL	ASS.	SUB- CLASS	Translation YES NO		
	ncluding Auth	or, Title, Date, Per	tinent Pages, I	Etc.)						
(XX)	AA	AR-SMT: Microarchitectural Approach To Fault Tolerance In Microprocessors, Eric Rotenberg, (8 p.). DIVA: A Dynamic Approach To Microprocessor Verification, Todd M. Austin, Journal of Instruction-Level								
(XXI)	AB	Parallelism 2 (2000) 1-6, Submitted 2/2000; published 5/2000 (26 p.).								
<u> </u>	AC	DIVA: A Reliable Substrate For Deep Submicron Microarchitecture Design, Todd M. Austin, May/June 1999 (12 p.).								
			<u> </u>					···		
EXAMINER MM X. Namani					DATE CONS	DATE CONSIDERED 2/11/04				
EXAMINER: In	nitial if referen	ce considered, whe	ther or not cit If this form wit	ation is in conformance h next communication t	with MPEP §609; o the applicant.	Draw line	through citati	on if not in	:	

Page 1 of 1

Form PTO-1449 (Modified)						Atty. Docket No. 1662-36900 (P00-3156)		Serial No. 09/837,995	_
INFORMATION DISCLOSURE STATEMENT BY APPLICATION (Use several sheets if necessary)						Applicants Shubhendu S. MUKHERJEE et al.			
				8 2002 7 2 H M X	Ì	Filing Date		Group	CAIGINALL
<u> </u>				S 400 3 3 80 2		April 19, 200) I	2183	
REFERENCE	DESIGNATION	N U.S. PATENT DO	DCUMENTS				<u> </u>		
EXAMINER INITIAL		DOCUMENT NUMBER	DATE	ONAND		CLASS	SUB- CLASS	FILING DATE I APPROPRIATE	
OXO	AA	5,758,142	05/26/98	McFarling et al.		395	586	05/31/94	
8XB	AB	5,933,860	08/03/99	Emer et al.		711	213	07/29/97	
FOREIGN PA	TENT DOCUM	ENTS		· · · · · · · · · · · · · · · · · · ·					
		DOCUMENT NUMBER	DATE	COUNTRY		CLASS	SUB- CLASSE	Translation CELYED)
							APF	2 5 2002	
OTHER ART	(Including Auth	or, Title, Date, Per	tinent Pages,	Etc.)			Tachaal	ogy Cepter 210	0
AXD	AC ,	M. Franklin, "In Computing, De-	ncorporating cember: 1996	Etc.) Fault Tolerance in Supers i.	scalar Proc	essors," Proce	edin gs of Hig l	Performance	
1	i	A. Mahmood et	al., "Concur	rent Error Detection Usin	g Watchdo	g Processors -	A Survey," I	EEE Trans. on	
	AD '	Computers, 37(J. H. Patel et al.			's by Reco	mputing With	Shifted Opera	ands," IEEE Trans	
	AE	J. H. Patel et al., "Concurrent Error Detection In ALU's by Recomputing With Shifted Operands," IEEE Trans. on Computers, 31(7):589-595, July 1982.							
	AF (D. A. Reynolds et al., "Fault Detection Capabilities Of Alternating Logic," IEEE Trans. on Computers, 27(12):1093-1098, December 1978.							
	AG \	E. Rotenberg et al., "Trace Cache: A Low Latency Approach To High Bandwidth Instruction Fetching," Proceedings of the 29th Annual International Symposium on Microarchitecture, pp. 24-34, December 1996.							
	AH \	E. Rotenberg et al., "Trace Processors," 30th Annual International Symposium on Microarchitecture (MICRO-30), Dec. 1997.							
	AI \	T. J. Slegel et al., "IBM's S/390 G5 Microprocessor Design," IEEE Micro, pp. 12-23, March/April 1999.							
	LA /	J. E. Smith et al., "Implementing Precise Interrupts In Pipelined Processors," IEEE Trans. on Computers, 37(5):562-573, May 1988.							
	1,,, \	G. S. Sohi et al., "A Study Of Time-Redundant Fault Tolerance Techniques For High-Performance Pipelined							
	AK '	Computers," Digest of Papers, 19th International Symposium on Fault-Tolerant Computing, pp. 436-443, 1989. G. S. Sohi et al., "Instruction Issue Logic For High-Performance, Interruptible, Multiple Functional Unit,							
	AL \	Pipelined Computers," IEEE Transactions on Computers, 39(3):349-359, March 1990.							
	AM	D. M. Tullsen, et al., "Simultaneous Multithreading: Maximizing On-Chip Parallelism," Proceedings of the 22nd Annual International Symposium on Computer Architecture, Italy, June 1995.							
	AN	D. Tullsen et al., "Exploiting Choice: Instruction Fetch And Issue On An Implementable Simultaneous Multithreading Processor," Proceedings of the 23rd Annual International Symposium on Computer Architecture							
		(ISCA), May, 1996.							
	AO	S. K. Reinhardt et al., "Transient Fault Detection Via Simultaneous Multithreading" (12 p.).							
	1 1 1	L. Spainhower et al., "IBM S/390 Parallel Enterprise Server G5 Fault Tolerance: A Historical Perspective," IBM							
1	AP , \	J. Res. Develop. Vol. 43, No. 5/6, September/November 1999, pp. 863-873. M. Franklin, "A Study Of Time Redundant Fault Tolerance Techniques For Superscalar Processors" (5 p.).							
AXA	AR			lipstream Processors: Im		_			
EXAMINER	Ass. 7	. Same				ONSIDERED	2/11/		
		ce considered, when	ther or not cit	ation is in conformance wit					
conformance a	nd not consider	ed. Include copy of	f this form wit	h next communication to tl	he applican	l.			l

71194.01/1662.36900 Page 1 of 1